|
|
@ -231,33 +231,33 @@
|
|
|
|
|
|
|
|
|
|
|
|
#if ENABLED(FYSETC_MINI_12864)
|
|
|
|
#if ENABLED(FYSETC_MINI_12864)
|
|
|
|
/**
|
|
|
|
/**
|
|
|
|
* The Fysetc display can NOT use the SCK and MOSI pins on EXP2, so a
|
|
|
|
* The FYSETC display can NOT use the SCK and MOSI pins on EXP2, so a
|
|
|
|
* special cable is needed to go between EXP2 on the FYSETC and the
|
|
|
|
* special cable is needed to go between EXP2 on the FYSETC and the
|
|
|
|
* controller board's EXP2 and J8. It also means that a software SPI
|
|
|
|
* controller board's EXP2 and J8. It also means that a software SPI
|
|
|
|
* is needed to drive those pins.
|
|
|
|
* is needed to drive those pins.
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* The Fysetc requires mode 3 SPI interface.
|
|
|
|
* The FYSETC requires mode 3 SPI interface.
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* Pins 6, 7 & 8 on EXP2 are no connects. That means a second special
|
|
|
|
* Pins 6, 7 & 8 on EXP2 are no connects. That means a second special
|
|
|
|
* cable will be needed if the RGB LEDs are to be active.
|
|
|
|
* cable will be needed if the RGB LEDs are to be active.
|
|
|
|
*/
|
|
|
|
*/
|
|
|
|
#define DOGLCD_CS LCD_PINS_ENABLE // EXP1.3 (LCD_EN on Fysetc schematic)
|
|
|
|
#define DOGLCD_CS LCD_PINS_ENABLE // EXP1.3 (LCD_EN on FYSETC schematic)
|
|
|
|
#define DOGLCD_A0 LCD_PINS_RS // EXP1.4 (LCD_A0 on Fysetc schematic)
|
|
|
|
#define DOGLCD_A0 LCD_PINS_RS // EXP1.4 (LCD_A0 on FYSETC schematic)
|
|
|
|
#define DOGLCD_SCK P2_11 // J8-5 (SCK on Fysetc schematic)
|
|
|
|
#define DOGLCD_SCK P2_11 // J8-5 (SCK on FYSETC schematic)
|
|
|
|
#define DOGLCD_MOSI P4_28 // J8-6 (MOSI on Fysetc schematic)
|
|
|
|
#define DOGLCD_MOSI P4_28 // J8-6 (MOSI on FYSETC schematic)
|
|
|
|
|
|
|
|
|
|
|
|
//#define FORCE_SOFT_SPI // Use this if default of hardware SPI causes display problems
|
|
|
|
//#define FORCE_SOFT_SPI // Use this if default of hardware SPI causes display problems
|
|
|
|
// results in LCD soft SPI mode 3, SD soft SPI mode 0
|
|
|
|
// results in LCD soft SPI mode 3, SD soft SPI mode 0
|
|
|
|
|
|
|
|
|
|
|
|
#if EITHER(FYSETC_MINI_12864_1_2, FYSETC_MINI_12864_2_0)
|
|
|
|
#if EITHER(FYSETC_MINI_12864_1_2, FYSETC_MINI_12864_2_0)
|
|
|
|
#ifndef RGB_LED_R_PIN
|
|
|
|
#ifndef RGB_LED_R_PIN
|
|
|
|
#define RGB_LED_R_PIN P2_12 // J8-4 (LCD_D6 on Fysetc schematic)
|
|
|
|
#define RGB_LED_R_PIN P2_12 // J8-4 (LCD_D6 on FYSETC schematic)
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#ifndef RGB_LED_G_PIN
|
|
|
|
#ifndef RGB_LED_G_PIN
|
|
|
|
#define RGB_LED_G_PIN P1_23 // J8-3 (LCD_D5 on Fysetc schematic)
|
|
|
|
#define RGB_LED_G_PIN P1_23 // J8-3 (LCD_D5 on FYSETC schematic)
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#ifndef RGB_LED_B_PIN
|
|
|
|
#ifndef RGB_LED_B_PIN
|
|
|
|
#define RGB_LED_B_PIN P1_22 // J8-2 (LCD_D7 on Fysetc schematic)
|
|
|
|
#define RGB_LED_B_PIN P1_22 // J8-2 (LCD_D7 on FYSETC schematic)
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#elif ENABLED(FYSETC_MINI_12864_2_1)
|
|
|
|
#elif ENABLED(FYSETC_MINI_12864_2_1)
|
|
|
|
#define NEOPIXEL_PIN P2_12
|
|
|
|
#define NEOPIXEL_PIN P2_12
|
|
|
|